By continuing to browse, you accept the use of cookies for the purposes of authentication and adding favourites. Find out more
STMicroelectronics vacancy search engine

IP Front-End and Verification M/F

Vacancy details

General information



Job level

40 - Experienced

Position description

Posting title

IP Front-End and Verification M/F



Job description

Involved in Front-End IP Design and Verification flow related to Memory IPs, AMS and Analog block behavioral models. Required to develop First-time right, functionally accurate and robust behavioral models and other Front-end views along with intent of striving for zero defects.

Role involves developing Model architecture and Specs, module architecture, coding using Verilog and System Verilog. Also required good know-how of DFT Flow, Block level designer verifications, Front-end implementation tasks, Lint/CDC checks, Synthesis flow. Working with DV team, review test-plans for DV signoff. 


Competence to Develop (from Specs definition to Behavior Model, and Timing annotation and checkers), with continuous focus on innovation and achievement of end goal.


Good knowledge of Memory IPs (Single/Multi Port SRAM, ROM, etc), Analog IPs (ADC, DAC, PLL, Regulators, Oscillators, etc.).

Proficiency in HDL languages Verilog/SV languages.

Good understanding of Digital VLSI Design Flow (RTL, Simulations, Synthesis, STA, DFT).

Should have good knowledge of Tcl and Perl scripting.

Other Good to have skills: Adaptable, Flexible, Global Approach, creative and capable of working independently as well as a team player. Should have a strong sense of urgency. Solutions orientation; Quality driven; Execution minded; Customer focused;

Position localisation

Job location

Asia-Pacific, India, Greater Noida

Candidate criteria

Education level required

4 - Bachelor degree

Experience level required

2-5 years


  • English (2- Business fluent)
  • Hindi (1- Basic)


Desired start date